



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. BOX 1450 Alexandria, Virginia 22313-1450

APPLICATION NO. FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
09/466,180	12/17/1999	DONALD F. CAMERON	219.373373X0	9860	
75	90 07/22/2003	•			
Kenyon & Kenyon 1500 K street, N.W. Suite 700 Washington, DC 20005-1257			EXAMINER TRAN, DENISE		
			DATE MAILED: 07/22/2003		

Please find below and/or attached an Office communication concerning this application or proceeding.

PTO-90C (Rev. 07-01)

		1 2 2 2			
ť		Application No.		Applicant(s)	d-
Office Action Summary		09/466,180		CAMERON ET AL.	
		Examiner		Art Unit	
		Denise Tran		2186	
 Period for	The MAILING DATE of this communication app Reply	pears on the cover	sheet with the co	orrespondence addres	S
THE M - Extensi after SI - If the pi - If NO p - Failure - Any rep	RTENED STATUTORY PERIOD FOR REPL AILING DATE OF THIS COMMUNICATION. ions of time may be available under the provisions of 37 CFR 1.1 X (6) MONTHS from the mailing date of this communication. eriod for reply specified above is less than thirty (30) days, a repleriod for reply is specified above, the maximum statutory period to reply within the set or extended period for reply will, by statute by received by the Office later than three months after the mailing patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, howen by within the statutory min will apply and will expire se, cause the application to	ver, may a reply be time imum of thirty (30) days SIX (6) MONTHS from to become ABANDONED	ely filed will be considered timely. he mailing date of this commur 0 (35 U.S.C. § 133).	nication.
1)🖂	Responsive to communication(s) filed on 12	May 2003 and 05	<u>June 2003</u> .		
2a) <u></u>	This action is FINAL . 2b)⊠ Th	nis action is non-fi	nal.		
	Since this application is in condition for allow closed in accordance with the practice under n of Claims				erits is
4)× (Claim(s) 1,3,4,6-12 and 14-30 is/are pending	in the application			
4	a) Of the above claim(s) is/are withdra	wn from consider	ation.		
i	Claim(s) <u>1,3,4,6-12,14 and 15</u> is/are allowed.				
·	Claim(s) <u>16-18,21-23 and 26-29</u> is/are rejected	d.			
l <u> </u>	Claim(s) <u>19,20,24,25,29 and 30</u> is/are objecte				
l ' <u> </u>	Claim(s) are subject to restriction and/o		ment.		
Applicatio		·			
9)□ TI	he specification is objected to by the Examine	er.			
10)⊠ TI	ne drawing(s) filed on <u>13 March 2003</u> is/are:	a)⊠ accepted or b)	objected to by	the Examiner.	
	Applicant may not request that any objection to the		•	` '	
11)∐ TI	ne proposed drawing correction filed on	_ is: a)∏ approve	ed b)∏ disappro	ved by the Examiner.	
	If approved, corrected drawings are required in re	ply to this Office ac	ion.		
12)□ TI	he oath or declaration is objected to by the Ex	kaminer.			
Priority ur	ider 35 U.S.C. §§ 119 and 120				
13) 🗌 🛭 A	Acknowledgment is made of a claim for foreig	n priority under 35	U.S.C. § 119(a)	-(d) or (f).	
a) <u></u>	All b)☐ Some * c)☐ None of:				
1	. \square Certified copies of the priority document	ts have been rece	ived.		
2	2. Certified copies of the priority document	ts have been rece	ived in Applicatio	on No	
	B. Copies of the certified copies of the prio application from the International Buse the attached detailed Office action for a list	ireau (PCT Rule 1	7.2(a)).	_	e
14)∐ Ac	knowledgment is made of a claim for domest	ic priority under 3	5 U.S.C. § 119(e) (to a provisional app	lication).
	☐ The translation of the foreign language procknowledgment is made of a claim for domest	• •			·
Attachment(s)		-		
2) Notice 3) Informa	of References Cited (PTO-892) of Draftsperson's Patent Drawing Review (PTO-948) ation Disclosure Statement(s) (PTO-1449) Paper No(s)	4)		(PTO-413) Paper No(s) atent Application (PTO-152	
U.S. Patent and Trad PTO-326 (Rev.		ction Summary		Part of Paper No. 12	-

Art Unit: 2186

DETAIL ACTION

1. The request filed on 5/12/03 for a Continued Prosecution Application (CPA) under 37 CFR 1.53(d) based on parent Application No. 09/466180 is acceptable and a CPA has been established. An action on the CPA follows.

- 2. 1, 3-4, 6-12, and 14-30 are presented for examination. Claims 2, 5, and 13 have been canceled.
- 3. Claims 1, 3-4, 6-12, and 14-15 are allowable over the prior art of record.
- 4. Claims 19-20, 24-25, and 29-30 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2186

6. Claims 16-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Horstmann et al., U.S. Patent No. 6,125,433, (hereinafter Horstmann), in view of Watkins, U.S. Patent No. 5,937,436.

As per claim 16, Horstmann shows the invention substantially as claimed, an apparatus, comprising: a storage device which stores translation table entries for virtual to physical address translations (e.g., col. 3, lines 54-60), and a mechanism which flushes individual translation table entry stored in the storage device in accordance with a corresponding translation cacheable flag (i.e., valid bit) (e.g. col. 4, lines 30-34, col. 11, lines 25-35) included in the individual translation table entry (e.g., fig. 6, VB=0; col. 7, lines 6-8; col. 11, lines 34-36).

Horstmann does not explicitly show the use of protection in the translation table entries. Watkins (e.g., col. 4, lines 41-45; col. 7, lines 55-64) shows the use of protection translation table entries. It would have been obvious to one of ordinary skill in the art at the time the invention was made to have protection bits of Watkins into the translation table entries of Horstmann because it would provide protection of read only memory pages, thereby increasing data security from unwanted writing.

As per claim 17, Horstmann shows wherein the storage device corresponds to an internal cache for storing the translation table entries (e.g., col. 3, lines 54-60).

Horstmann does not explicitly show the use of protection in the translation table entries.

Watkins (e.g., col. 4, lines 41-45; col. 7, lines 55-64) shows the use of protection translation table entries. It would have been obvious to one of ordinary skill in the art at the time the invention was made to have protection bits of Watkins into the translation

Art Unit: 2186

table entries of Horstmann because it would provide protection of read only memory pages, thereby increasing data security from unwanted writing.

7. Claim 18 is rejected under 35 U.S.C. 103(a) as being unpatentable over Horstmann et al., U.S. Patent No. 6,125,433, (hereinafter Horstmann), in view of Watkins, U.S. Patent No. 5,937,436; and further in view of Futral, U.S. Patent No. 6,112,263.

As per claim 18, Horstmann shows wherein each of the translation table entries represents translation of a single page of a memory (e.g., col. 1, lines 56-60; col. 2, lines 8-14; col. 3, lines 65-67). Horstmann does not explicitly show the use of protection in the translation table entries and a host memory. Watkins (e.g., col. 4, lines 41-45; col. 7, lines 55-64) shows the use of protection translation table entries and a workstation (e.g. figure 2A, element 200) comprising a main memory (e.g. figure 2A, element 220), a workstation fabric adapter (e.g. figure 2A, element 260k). It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the teaching of Watkins into the system of Horstmann because it would provide protection of read only memory pages, thereby increasing data security from unwanted writing. Watkins and Horstmann do not explicitly show the use of a host memory. Futral shows the use of a host comprising a host memory (e.g. col. 1, lines 37-45; col. 7, lines 47-55; figure 2a, el. 212 comprising el. 230). It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the teaching of Futral with Watkins and Horstmann because it would provide a main computer having

Art Unit: 2186

a memory storing its data in a system connected by a communication link; and provide many concurrent processes running within the system to be controlled and a secure manner as taught by Futral col. 2, lines 49-51 and col. 2, lines 25-28).

8. Claims 21-23, and 26-28 are rejected under 35 U.S.C. 103(a) as being unpatentable over Watkins (5,937,436), in view of Horstmann et al., U.S. Patent No. 6,125,433, (hereinafter Horstmann), and further in view of Futral, U.S. Patent No. 6,112, 263.

As per claims 26 and 21, Watkins shows the use of the adapter (e.g., fig. 2A, element 260K) in a system provided to interface a switched fabric (e.g., fig. 3, an ATM Switch and network; col. 3, lines 14-18), comprising: a cache memory (i.e., a memory in which frequently used data values being duplicated for quick access) for storing a set of translation and protection table entries from the memory (e.g., figure 4, element 450 and col. 2, lines 14-22; col. 1, lines 54-68; col. 6, lines 3-14; col. 6, lines 49-65 and col. 7, lines 60-65) for virtual to physical address translations and access validation to the memory during I/O (e.g. col. 2, lines 14-22 and col. 6, lines 43-65 and figure 5, col. 7, line 5, lines 59-63 and col.1, lines 64-68), each of the TPT entries corresponds to a memory portion of the memory (e.g. col. 2, lines 14-22 and col.1, lines 64-68; col. 3, lines 28-33 and col. 6, lines 55-60) and comprises at least a translation cacheable flag (e.g., col. 6, lines 5-45; col. 8, lines 24-45); and a mechanism to determine a status of the translation cacheable flag of one or more selected TPT entries stored in the cache of the adapter (e.g., col. 6, lines 5-45; col. 8, lines 24-45). Watkins does not explicitly

Art Unit: 2186

show discarding the one or more selected TPT entries from the cache based on the status of the translation cacheable flag or checking a status of the translation cacheable flag to determine whether to discard one or more selected TPT entries from the cache of the adapter. Horstmann shows the use of discarding the one or more selected table entries from the cache based on the status of the translation cacheable flag or using a status of the translation cacheable flag to determine whether to discard one or more selected table entries from the cache of the adapter (e.g., col. 11, lines 25-35; col. 10, lines 1-15). It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the teaching of Horstmann with Watkins because it would increase translation speed from limiting a number of reloading currently used data, reduced chip area for fabrication, and supports efficient operation as taught by Horstmann, col. 4, lines 43-49. Watkins and Horstmann do not explicitly show the use of host. Futral shows the use of host (e.g. col. 1, lines 37-45; col. 7, lines 47-55; figure 2a, el. 212, 230). It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the teaching of Futral with Watkins and Horstmann because it would provide a main computer in a system connected by a communication link; and provide many concurrent processes running within the system to be controlled and a secure manner as taught by Futral col. 2, lines 49-51 and col. 2, lines 25-28.

As per claims 22 and 27, Watkins teaches the use of the adapter and TPT entry as discussed above. Watkins does not explicitly show the use an operating system to set the status of the translation cacheable flag per TPT entry for enabling to discard

Art Unit: 2186

individual TPT entries from the cache. Horstmann shows the use of an operating system to set the status of the translation cacheable flag per table entry for enabling to discard individual table entries from the cache (e.g. col. 11, lines 25; col. 1, lines 17-19 and col. 1, lines 49-55; col. 10, lines 1-12). It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the teaching of Horstmann into the system of Watkins because it would increase translation speed from limiting number of reloading currently used data, reduce chip area for fabrication, and supports efficient operation as taught by Horstmann, col. 4, lines 43-49.

As per claims 23 and 28, Watkins shows the use of each of the selected translation and protection table entries represents translation of a single page of the main memory (e.g. col. 3, lines 28-33 and col. 6, lines 55-60). Watkins and Horstmann do not explicitly show the use of host. Futral shows the use of host (e.g. col. 1, lines 37-45; col. 7, lines 47-55; figure 2a, el. 212, 230). It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the teaching of Futral with Watkins and Horstmann because it would provide a main computer in a system connected by a communication link; and provide many concurrent processes running within the system to be controlled and a secure manner as taught by Futral col. 2, lines 49-51 and col. 2, lines 25-28.

9. Applicant's arguments filed 3/13/03 have been fully considered but they are not persuasive.

Art Unit: 2186

10. In the remarks, the applicant argued that Horstmann did not teach the corresponding translation cacheable flag included in translation and protection table (TPT) entries.

The examiner disagreed with the applicant arguments because Horstmann teaches the corresponding translation cacheable flag (I.e., valid bit) **included in** the individual translation table entry. As the applicant admitted that Horstmann shown "the **valid bit included in the slice** is set," the applicant amendment after final filed 03/13/03, page 8, lines 9-10.

Also, Horstmann shows the corresponding translation cacheable flag **included** in or **a part of** the individual translation table entry, such as col. 7, line 16, "the valid bit **of** each slice"; fig. 6, **slice C included VB=0** wherein at the initial operation **all the entries (i.e., slices) included their VB=0,** col. 7, lines 20-30; fig. 11B, a valid bit **included in** the LRU 60 within a slice of the TLB; and col. 8, lines 45-47, "each slice **having** its associated valid bit set."

In further discussion, the combination of Horstmann and Watkins, not individually, teaches the use of a corresponding translation cacheable flag included in an individual translation and protection table (TPT) entry as recited in the rejections above. In particular, Horstmann teaches the use of a corresponding translation cacheable flag **included in** an individual translation table entry (e.g., fig. 6, VB=0; col. 7, lines 6-8; col. 11, lines 34-36. Horstmann does not explicitly show the use of protection in the translation table entries. Watkins (e.g., col. 4, lines 41-45; col. 7, lines 55-64) shows the use of protection translation table entries. It would have been obvious

Art Unit: 2186

to one of ordinary skill in the art at the time the invention was made to have protection bits of Watkins into the translation table entries of Horstmann because it would provide protection of read only memory pages, thereby increasing data security from unwanted writing.

11. In the remarks, the applicant argued that the citation was misplace because fig. 6 of Horstmann show a slice or row of the adjacent CAM, RAM and LRU columns as shown in fig. 5 but did not shows the corresponding translation cacheable flag (i.e., valid bit) **included in** the individual translation table entry.

In response to the applicant's argument that the citation is not misplace because the citation clearly shows the corresponding translation cacheable flag **included in** the individual translation table entry, Horstmann, fig. 6, VB=0 is **included in** the slice C wherein the slice C is an entry of the translation table as recited in col. 7, lines 6-8.

12. In the remarks, the applicant argued that Horstmann does not disclose the use of flushing the individual TPT entry in accordance with the corresponding translation cacheable flag.

In response to the applicant's argument that the combination of Horstmann and Watkins, not individually, teaches the use of flushing the individual TPT entry in accordance with the corresponding translation cacheable flag as recited in the rejections above. In particular, Horstmann teaches the use of a corresponding

Art Unit: 2186

translation cacheable flag included in an individual translation table entry (e.g., fig. 6. VB=0; col. 7, lines 6-8; col. 11, lines 34-36) in order to flush the individual table entry in accordance with the corresponding translation cacheable flag (e.g. col. 11, lines 25-35; col. 4, lines 30-34). According to col. 11, lines 25-35, Horstmann teaches flushing the individual translation entry by comparing the requested virtual address in accordance with each valid entry having its corresponding translation cacheable flag set (i.e., valid bit status set) within the CAM but not an invalid entry which having its corresponding translation cacheable flag reset. Also, Horstmann, col. 11, lines 25-35, teaches flushing the individual translation entry in accordance with the corresponding translation cacheable flag of that entry being reset. Horstmann does not explicitly show the use of protection in the translation table entries. Watkins (e.g., col. 4, lines 41-45; col. 7, lines 55-64) shows the use of protection translation table entries. It would have been obvious to one of ordinary skill in the art at the time the invention was made to have protection bits of Watkins into the translation table entries of Horstmann because it would provide protection of read only memory pages, thereby increasing data security from unwanted writing.

13. In the remark, the applicant argued that Watkins did not suggest the use of a translation cacheable flag included in each TPT entry.

The examiner disagreed with the applicant's arguments because Watkins also teaches a translation cacheable flag (i.e., valid bit) included in each TPT entry (e.g., col. 6, lines 3-45).

Art Unit: 2186

14. In the remarks, the applicant argued that there is no teaching or suggestion in the prior art to arrive at the applicant's claimed invention.

In response to applicant's argument that there is no suggestion to combine the references, the examiner recognizes that obviousness can only be established by combining or modifying the teachings of the prior art to produce the claimed invention where there is some teaching, suggestion, or motivation to do so found either in the references themselves or in the knowledge generally available to one of ordinary skill in the art. See *In re Fine*, 837 F.2d 1071, 5 USPQ2d 1596 (Fed. Cir. 1988)and *In re Jones*, 958 F.2d 347, 21 USPQ2d 1941 (Fed. Cir. 1992). In this case, Horstmann shows the invention substantially as claimed, an apparatus, comprising: a storage device which stores translation table entries for virtual to physical address translations (e.g., col. 3, lines 54-60), and a mechanism which flushes individual translation table entry stored in the storage device in accordance with a corresponding translation cacheable flag (i.e., valid bit) (e.g. col. 4, lines 30-34, col. 11, lines 25-35) included in the individual translation table entry (e.g., fig. 6, VB=0; col. 7, lines 6-8; col. 11, lines 34-36).

Horstmann does not explicitly show the use of protection in the translation table entries. Watkins (e.g., col. 4, lines 41-45; col. 7, lines 55-64) shows the use of protection translation table entries. It would have been obvious to one of ordinary skill in the art at the time the invention was made to have protection bits of Watkins into the

Art Unit: 2186

translation table entries of Horstmann because it would provide protection of read only memory pages, thereby increasing data security from unwanted writing.

15. In the remarks, the applicant's argued that the examiner has incorrectly interpreted the teachings of Horstmann, failed to considered all the limitations of claims 16-17, and fail to provide any suggestion or motivation to modify Watkins into Horstmann in order to arrive the applicant's claims 16-17.

In response to the applicant's argument, the examiner has correctly interpreted the teachings of Horstmann, considered all the limitations of claims 16-17, and provided the suggestion or motivation to modify Watkins into Horstmann in order to arrive the applicant's claims 16-17, as stated in the rejections and the examiner's responses to the applicant's arguments above.

16. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Denise Tran whose telephone number is (703) 305-9823. The examiner can normally be reached on Monday, Thursday, and an alternate Wed. from 8:30 a.m. to 6:00 p.m..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Kim can be reached on (703) 305-3821. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 7467-239 for Official communications, (703) 746-7240 for Non Official communications, and (703) 746-7238 for After Final communications.

Art Unit: 2186

Page 13

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-3900.

D.T.

July 18, 2003

Deunipan